

PRACE-6IP
WP7.4B BPG development activity







Ole W. Saastad, Dr. Scient.

University of Oslo / Sigma2











Overview – what is PRACE?

- Partnership for Advanced Computing in Europe
 - The mission of PRACE is to enable high-impact scientific discovery and engineering research and development across all disciplines to enhance European competitiveness for the benefit of society. PRACE seeks to realise this mission by offering world class computing and data management resources and services through a peer review process.



Research Infrastructure

► PRACE HPC Access

Training and Education

► HPC Market Surveillance



- Reaseach infrastructure
 - PRACE is established as an international not-for-profit association (aisbl) with its seat in Brussels. It has 26 member countries whose representative organisations create a pan-European supercomputing infrastructure, providing access to computing and data management resources and services for large-scale scientific and engineering applications at the highest performance level.



- PRACE HPC Access
 - PRACE systems are available to scientists and researchers from academia and industry from around the world.
 - Preparatory Access
 - SME HPC Adoption Programme in Europe (SHAPE)
 - Distributed European Computing Initiative (DECI)
 - Project Access researchers and research groups



- Training and Education
 - PRACE has an extensive education and training effort for effective use of the RI through seasonal schools, workshops and scientific and industrial seminars throughout Europe.
 - Seasonal Schools target broad HPC audiences, whereas workshops are focused on particular technologies, tools or disciplines or research areas.



- HPC Market Surveillance
 - PRACE undertakes software and hardware technology initiatives with the goal of preparing for changes in technologies used in the Research Infrastructure and provide the proper tools, education and training for the user communities to adapt to those changes.



Work Package 7 – Applications Enabling and Support

- Applications Enabling Services for Preparatory Access
- DECI Management and Applications Porting
- Benchmarks Unified European Applications Benchmark Suite (UEABS)
- Best Practice Guides
- Enhancing the High Level Support Teams



Task 7.4 Supporting European HPC Researchers

One/two BPG should be published within a year

Previous PRACE WP7 BPGs

1.	Deep Learning	g, February 2019	PRACE 5IP
4.0	Deep Leaillii	I, FEDIUALY ZUIJ	PRACES

2.	Modern Interconnects ,	February 2019	PRACE 5IP
----	-------------------------------	---------------	-----------

3.	ARM64, February 2019	PRACE 5IP
J.	AINIOT, I COIDAI y 2013	I NACE SII

7.	Intel Xeon Phi, January 2017	PRACE 4IP (Update 3IP)
-----------	------------------------------	------------------------



Best Practice Guides

2020 PRACE Best Practice Guides

Application porting and codeoptimization activities for European HPC systems (April 2020)

Modern Processors (October 2020)

2019 PRACE Best Practice Guides

AMD EPYC (February 2019) ARM64 (February 2019) Deep Learning (February 2019)

Modern Interconnects (February 2019)

Parallel I/O (February 2019) HPC for Data Science (January 2019)

2017 PRACE Best Practice Guides

GPGPU (January 2017) Haswell/Broadwell (January 2017)

Intel Xeon Phi (January 2017)

Knights Landing (January 2017)

2014 PRACE Best Practice Guides

Blue Gene/Q (January 2014)

2013 PRACE Best Practice Guides

Cray XE-XC Curie **IBM Power 775** (December 2013) (November 2013) (November 2013) SuperMUC Anselm Generic x86 (June 2013) (May 2013) (May 2013) Chimera Hydra **JUROPA** (March 2013) (March 2013) (April 2013)



Relevant BPGs - x86-64 & ARM

- ► Haswell/Broadwell, January 2017
- Knights Landing, January 2017
- ARM64, February 2019
- ► AMD EPYC, February 2019
- Modern Processors (Skylake, Rome, ARM), November 2020

Some overlap, but different topics covered differently in each guide.



Best Practice Guide Modern Processors

Ole Widar Saastad, University of Oslo, Norway
Kristina Kapanova, NCSA, Bulgaria
Stoyan Markov, NCSA, Bulgaria
Cristian Morales, BSC, Spain
Anastasiia Shamakina, HLRS, Germany
Nick Johnson, EPCC, United Kingdom
Ezhilmathi Krishnasamy, University of Luxembourg, Luxembourg
Sebastien Varrette, University of Luxembourg, Luxembourg
Hayk Shoukourian (Editor), LRZ, Germany





Best Practice Guide Modern Processors

Table of Contents

1. Introduction	
2. ARM Processors	6
2.1. Architecture	
2.1.1. Kunpeng 920	
2.1.2. ThunderX2	
2.1.3. NUMA architecture	
2.2. Programming Environment	
2.2.1. Compilers	
2.2.2. Vendor performance libraries	
2.2.3. Scalable Vector Extension (SVE) software support	
2.3. Benchmark performance	
2.3.1. STREAM - memory bandwidth benchmark - Kunpeng 920	
2.3.2. STREAM - memory bandwidth benchmark - Thunder X2	
2.3.3. High Performance Linpack	
2.4. MPI Ping-pong performance using RoCE	15
2.5. HPCG - High Performance Conjugated Gradients	
2.6. Simultaneous Multi Threading (SMT) performance impact	
2.7. IOR	
2.8. European ARM processor based systems	
2.8.1. Fulhame (EPCC)	
3. Processors Intel Skylake	
3.1. Architecture	
3.1.1. Memory Architecture	22
3.1.2. Power Management	. 22
3.2. Programming Environment	
3.2.1. Compilers	
3.2.2. Available Numerical Libraries	
3.3. Benchmark performance	25
3.3.1. MareNostrum system	. 25
3.3.2. SuperMUC-NG system	. 28
3.4. Performance Analysis	33
3.4.1. Intel Application Performance Snapshot	
3.4.2. Scalasca	42
3.4.3. Arm Forge Reports	
3.4.4. PAPI	45
3.5. Tuning	48
3.5.1. Compiler Flags	
3.5.2. Serial Code Optimisation	50
3.5.3. Shared Memory Programming-OpenMP	. 53
3.5.4. Distributed memory programming -MPI	
3.5.5. Environment Variables for Process Pinning OpenMP+MPI	61
3.6. European SkyLake processor based systems	
3.6.1. MareNostrum 4 (BSC)	63
3.6.2. SuperMUC-NG (LRZ)	. 67

BPG – a mixture of a:

- reference guide
- field guide



Relevant BPGs – Knights Landing

- High Bandwidth memory
 - Relevant in the future, systems might have HBM2
- Many memory models
 - How do configure HBM2
 - NUMA banks ? leave the OS & users to deal with it ?
 - Last level cache




Relevant BPGs – x86-64 Intel/AMD

- Haswell/Broadwell, AMD EPYC, Modern Processors (Skylake, Rome)
- Architectures, system design, instruction set
- Memory design
- Compiler and libraries
- ► Tuning tools (X11 and command line)
- Debuggers (X11 and command line)
- Access to European systems



BPGs – Modern processors – AMD





BPGs – Modern processors

Best Practice Guide Modern Processors

There are some changes in the cores within the Zen2 architecture. There are four arithmetic logic units (ALUs), and the address generation unit (AGU) count in Zen2 is increased to three. Both ALU and AGU schedulers are improved in Zen2, with increased size for the register file and reordering of the buffers. The imbalance in simultaneous multi threading (SMT) observed in Naples ALUs and AGUs is dealt with by tweaking the algorithms.





Figure 54. Integer and floating-point instruction units in the Zen 2 cores [46]



BPGs - KNL - HBM / modes

Best Practice Guide - Knights Landing

Figure 5. Different memory modes"




As can be seen in Figure 5, the KNL memory can work in three different modes. These are determined by the BIOS at POST time and thus require a reboot to switch between them.



BPG – KNL – HBM as cache penalty

Best Practice Guide - Knights Landing


Figure 7. Random read memory access for large vectors





BPGs - ARM - Interconnect RoCE

The MPI ping pong latency is measured at about 1.5 microseconds, the bandwidth is approaching wire speed at peak bandwidth with medium to large sized MPI messages.



Message size [bytes]



BPG - Modern processors – AMD




Figure 54. Integer and floating-point instruction units in the Zen 2 cores [46]



BPG – Modern processors – AMD

Best Practice Guide Modern Processors

4.1.3. NUMA




Figure 61. AMD Rome Numa Representations [47]



BPG – Modern processors – AMD

4.2. Programming Environment

- 4.2.1. Available Compilers
- 4.2.2. Compiler Flags

4.2.2.1. AOCC

Table 26. Suggested compiler flags for AOCC compilers

Compiler	Suggested flags
clang compiler	-O3 -march=znver2 -mfma -fvectorize -mfma -mavx2 -m3dnow
clang++ compiler	-O3 -march=znver2 -mfma -fvectorize -mfma -mavx2 -m3dnow
flang compiler	-O3 -mavx2 -march=znver2

Table 27. Suggested compiler flags for GNU compilers

Compiler	Suggested flags
gcc compiler	-O3 -march=znver2 -mtune=znver2 -mfma -mavx2 -m3dnow -fomit-frame-pointer
g++ compiler	-O3 -march=znver2 -mtune=znver2 -mfma -mavx2 -m3dnow -fomit-frame-pointer
gfortran compiler	-O3 -march=znver2 -mtune=znver2 -mfma -mavx2 -m3dnow -fomit-frame-pointer

Table 28. Suggested compiler flags for Intel compilers

Compiler	Suggested flags	
Intel C compiler	-O3 -march=core-avx2 -fma -ftz -fomit-frame-pointer	
Intel C++ compiler	-O3 -march=core-avx2 -fma -ftz -fomit-frame-pointer	
Intel Fortran compiler	-O3 -march=core-avx2 -align array64byte -fma -ftz -fomit-frame-pointer	



BPG – Modern processors – AMD

Table 29. Performance effect of Vectorisation flags

Single core performance
4.33GFLOPS
4.79GFLOPS
17.97 GFLOPS
26.39 GFLOPS
26.38 GFLOPS
_

If the main() is compiled with -xAVX2 a test refuse to run in AMD, compile all functions with -xAVX2 and main() with -xcore-avx2. Some test gave better performance using -xAVX2.



BPGs – Modern processors – Intel

Table 32. Performance library performance

Benchmark test	AMD libraries (2.1)	Intel MKL (2018.5)
HPL (128 cores)	3400GFLOPS	3411 GFLOPS
FFT 1d (62500 MiB) (Single core)	197.428 seconds	103.584 seconds

The Math Kernel Library is a very good option for AMD processors, even if not fully supported.



BPGs – Modern processors – AMD

4.2.4.2. MKL with GNU compiler

When using the GNU compiler the situation is somewhat more complicated. The following lines from the HPL build script might serve as a guideline.

```
-L/opt/intel/mkl/lib/intel64 \
-Wl,--start-group \
/opt/intel/mkl/lib/intel64/libmkl_gf_lp64.a \
/opt/intel/mkl/lib/intel64/libmkl_gnu_thread.a \
/opt/intel/mkl/lib/intel64/libmkl_core.a \
-lmkl_avx2 -Wl,--end-group -lpthread -ldl -lm
```

Using a more simplified pure dynamic linking could look like this:

```
-L/opt/intel/mkl/lib/intel64 -lmkl_gnu_thread\
-lmkl_avx2 -lmkl_core -lmkl_rt
```



BPGs – Modern processors – AMD

Table 36. Performance using Intel MKL with different processor settings

Environment Flag	HPL performance [GFLOPS]	
unset MKL_DEBUG_CPU_TYPE	843.16	
MKL_DEBUG_CPU_TYPE=5	3217.5	

Test with the Intel 2020.1.217 version of the compiler with its associated MKL library no longer honor this flag. While this the case with the version tested, it is not known how widespread this is. Users are advised to run their own tests.

https://documentation.sigma2.no/code_development/building.html#performance-libraries



Next update of the BPG

Research have discovered that MKL call a function called mkl_serv_intel_cpu_true() to check the current CPU. The function is simply:

```
int mkl_serv_intel_cpu_true() {
  return 1;
}
```

Compiling this file into a shared library using the following command:

```
gcc -shared -fPIC -o libfakeintel.so fakeintel.c
```

To put the new shared library first in the search path we can use a preload environment variable:

```
export LD_PRELOAD=<path to lib>
```

https://documentation.sigma2.no/code_development/building.html#performance-libraries



BPGs – Modern processors – Intel


3.2.1.1. Effect of using AVX-512 instructions

Table 10. HPL Performance with different instruction set

Instruction set	Performance (GFLOPS)	Power (W)	Frequency (GHz)
AVX	1178	768	2.8
AVX2	2034	791	2.5
AVX-512	3259	767	2.1




BPGs – Modern processors – AMD





BPG – ARM perf-reports

Summary: heart_demo is MPI-bound in this configuration



This application run was MPI-bound. A breakdown of this time and advice for investigating further is in the MPI section below.

CPU

A breakdown of the 47.3% CPU time:

Single-core code 97.9%
OpenMP regions 2.1%
Scalar numeric ops 5.1% |
Vector numeric ops 0.2%
Memory accesses 74.6%

Per-process performance is dominated by serial sections of computation. Use a profiler to find these or run with fewer threads and more processes.

The per-core performance is memory-bound. Use a profiler to identify time-consuming loops and check their cache performance.

MPI

A breakdown of the 52.6% MPI time:

Time in collective calls

Time in point-to-point calls

Effective process collective rate

387 kB/s

Effective process point-to-point rate

17.5 MB/s

Most of the time is spent in point-to-point calls with a low transfer rate. This can be caused by inefficient message sizes, such as many small messages, or by imbalanced workloads causing processes to wait.



BPGs – Intel tuning tools




Figure 26. Intel profiling and performance analysis within the Intel Parallel Studio



BPGs – Intel tuning tools, CLI

```
compilation
$ icc -qopenmp mat_mat_multiplication.c
 code execution
$ aps --collection-mode=all -r report_output ./a.out
$ aps-report -g report_output
                                               # create a .html file
$ firefox report_output_<postfix>.html
                                                 APS GUI in a browser
$ aps-report report_output
                                               # command line output
 compilation
$ mpiicc mat_mat_multiplication.c
# code execution
$ mpirun -np 32 aps --collection-mode=mpi -r result_output ./a.out
$ aps-report -g report_output
                                       # create a .html file
$ firefox report_output.html
                                       # APS GUI in a browser
$ aps-report report_output
                                       # command line output
```



BPGs – Modern processors – EU systems

- 2.8. European ARM processor based systems
- 2.8.1. Fulhame (EPCC)
- 3.6. European SkyLake processor based systems
- 3.6.1. MareNostrum 4 (BSC)
- 3.6.2. SuperMUC-NG (LRZ)
- 4.6. European AMD processor based systems
- 4.6.1. HAWK system (HLRS)
- 4.6.2. Betzy system (Sigma2)




European systems – covered i BPG











THANK YOU FOR YOUR ATTENTION

www.prace-ri.eu